

# WaferWave Technologies | Product Specification

## 100mm Prime Grade Silicon Wafer (CZ, P-Type, <100>)

### Product Overview:

This high-purity Prime Grade substrate is engineered for advanced semiconductor fabrication, high-resolution lithography, and MEMS applications. Featuring an elite Total Thickness Variation (TTV) of <5 µm and ultra-low particle counts, this wafer ensures maximum yield for front-end-of-line (FEOL) processes.

## 1. Physical & Crystallographic Properties

Specification	Value
Diameter	100 ± 0.3 mm
Material	Silicon (Si)
Growth Method	Czochralski (CZ)
Grade	Prime (Device Quality)
Type / Dopant	P-Type / Boron (P/B)
Crystal Orientation	<100> ± 0.5°
Resistivity	1.0 – 5.0 Ω·cm

## 2. Mechanical Specifications

Specification	Value
Thickness	525 ± 20 µm

<b>Total Thickness Variation (TTV)</b>	< 5 $\mu\text{m}$
<b>Bow</b>	< 30 $\mu\text{m}$
<b>Warp</b>	< 30 $\mu\text{m}$
<b>Orientation Features</b>	2 SEMI-Standard Flats
<b>Primary Flat Location</b>	@ {110} $\pm 1^\circ$
<b>Primary Flat Length</b>	32.5 $\pm 2.5$ mm
<b>Secondary Flat Location</b>	90° CW from Primary Flat
<b>Secondary Flat Length</b>	18.0 $\pm 2.0$ mm

### 3. Surface & Purity Control

Specification	Value
<b>Surface Finish (Front)</b>	Mirror Polished (SSP)
<b>Surface Finish (Back)</b>	Etched / Standard Finish
<b>Particle Count</b>	< 10 ea/wf (@ $\geq 0.3 \mu\text{m}$ )
<b>Laser Mark</b>	None

### 4. Packaging & Documentation

Specification	Value
<b>Packaging</b>	25-Slot Polypropylene Cassette (Standard Wafer Jar)
<b>Sealing</b>	Double-bagged, Vacuum-sealed, ESD-protected

---

**Compliance**

Full Certificate of Analysis (COA) / Conformance (COC) included

---

**Contact Information:**

**Christopher Stephens** | WaferWave Technologies

**Web:** [www.waferwave.com](http://www.waferwave.com)

**Phone:** 657-615-8091